I. INTRODUCTION
T HE Electromagnetic calorimeter of the International Linear Collider (ILC) requires efficient very-front-end readout electronics which implies an ambitious R&D within the CALICE collaboration [1] . This integrated electronics has to process channels which deliver a 15-bit dynamic range signal with an accuracy of 8 bits. Moreover, the minimal cooling available for the embedded readout electronics imposes an ultra-low power limited to 25 W per channel. This objective will be reached thanks to the timing of ILC, represented in Fig. 1 , which allows the implementation of a power pulsing with a duty ratio of 1%.
A key component of the very-front-end (VFE) electronics is the Analog-to-Digital Converter (ADC) which has to reach an accuracy of 10 bits. In order to save the die surface of the chip and to limit power consumption, one ADC will be shared by several channels. To fulfil this request, an ADC operating at a sampling rate of the order of MSamples/s has been designed. This paper presents the design and the performance of a 35-mW 4-MSamples/s 10-bit ADC. After a description of the VFE electronics and the signal to be converted, the 1.5-bit per stage architecture of the ADC is introduced. The diagram is detailed in Section IV. Measurement results of the engineering samples fabricated in a 0.35 m CMOS technology are given lastly.
II. VFE ELECTRONICS AND SIGNAL CONSIDERATIONS
The SiW electromagnetic calorimeter of ILC is based on a sandwich structure of tungsten layers and thin wafers of silicon One VFE channel block diagram: a charge pre-amplifier is followed by four shapers, three shapers for the filtering and one fast shaper for the autotrigger; the analog data is stored in an analog memory (SCA) before being processed by an ADC which is shared by several channels.
diodes which deliver an analog signal to the VFE electronics [1] . As shown in Fig. 2 , this electronics amplifies and filters this analog signal thanks to a low-noise charge pre-amplifier followed by a 3-gains shaping stage in order to cover the 15-bit dynamic range. When a trigger signal has been delivered by the discriminator of the fast shaping, the filtered signal is memorized in a 5-depth Switched Capacitors Array (SCA). This analog processing is performed during the acquisition period of 1 ms allowed by the ILC beam structure which is represented 0018-9499/$25.00 © 2008 IEEE in Fig. 1 . After the acquisition period, the analog to digital conversions of the stored DC voltages are sequentially processed. The analog input signal of the ADC can be considered as static and no extra sample-and-hold (S&H) stage is required.
The power supply voltage of the ADC is imposed by the value of the supply voltage of the analog part of the very-front-end chip which is initially fixed to 5.0 V to meet the 15-bit dynamic range requirement. Moreover, this chip, used in the environment of the electromagnetic calorimeter at ILC, does not need to be radiation resistant.
III. 1.5-BIT/STAGE PIPELINE ADC ARCHITECTURE
Among the various efficient ADC architectures developed and improved over the last ten years, the pipeline architecture is adapted to reach high resolution, speed and dynamic range with relatively low power consumption and low component count. Typically, resolutions in the range of 10-14 bits at sampling frequency up to 100 MSamples/s are achieved in CMOS technologies with power lower than 100 mW [2] - [4] .
The block diagram of a conventional -bit pipeline ADC [5] with output bits per stage is given in Fig. 3 . Each stage consists of a S&H, a low-resolution -bit flash sub-ADC, a DAC, a substractor and a residue amplifier. This stage converts the input voltage into the corresponding -bit code and provides the amplified residual voltage for the next stage. The complete -bit system consists in cascading stages and in adding a digital correction block which delivers the final digital code.
The simplest architecture is designed with a resolution of 1 bit per stage. In such basic ADC, each sub-ADC is composed of one comparator, with the reference signal fixed at the middle of the analog input dynamic ADC range, and the gain of the residue amplifier is 2. The algorithm for the th stage is as follows: if then and , else and , where is the input voltage of the th stage and the output bit of this stage.
The linearity of this type of ADC is limited by three main [6] - [8] parameters:
• the accuracy of the gain of the interstage amplifier. It is sensitive to the gain-bandwidth product of the amplifier and the mismatch of its feedback components; • the offset voltage of the comparators caused by the mismatch of components of its input stage; • the thermal noise which varies between samples. The noise contribution of the sampling in each stage, given by the expression , where is the Boltzmann constant, the temperature and the sampling capacitor value, is generally predominant. The noise contribution of a latter stage is effectively attenuated by the gain of the previous stage. 
and
, and two reference voltages and . A 2-bit word is delivered by each stage . The corresponding algorithm is given by:
• if then and
• if then and . Although each stage delivers a 2-bit word , the effective resolution per stage is 1.5-bit because the combination [11] of is avoided. The 2-bit words are processed by the digital correction block which is simply made in this case of shift-registers and of 2-bit adders.
IV. SCHEMATIC OF ONE STAGE
The global schematic of one ADC stage with resolution of 2 bits is given in Fig. 6 . The value of the reference signal added to the input signal is selected by comparator outputs through switches. Then the circuit operates on two clock phases: during the sampling phase, the input signal and the reference signal are summed through capacitors 2C, while during the hold phase, the summed signal is amplified by factor 2.
In order to reject the common mode noise, a fully differential structure has been adopted. In the VFE electronics of the electromagnetic calorimeter of ILC, the differential mode is particularly relevant considering the presence in the chip of digital electronics which could induce common mode noise into the analog part. Since the sensor delivers a single ended signal, a common-mode to differential-mode conversion is required before the digitalization stage. This interface should be inserted as soon as possible during the analog processing of the signal in order to take advantage of the improved signal-to-noise ratio induced by the differential mode.
A. The Gain-2 Amplifier
As represented in Fig. 6 , the gain-2 amplifier is built with a differential amplifier and a capacitive feedbacked loop. Better matching is obtained with capacitors and they are preferred to resistors [10] . This matching is particularly important because it affects the accuracy of the gain 2, and therefore, the linearity of the ADC. Thus, feedback capacitors must be large enough to minimize both the thermal noise and the components mismatch proportional to . In contrast, both the small die surface and the dynamical performance achieved with low supply current have to be carried out. Then capacitor values of 300 fF (capacitor C) and 600 fF (capacitor 2C) are used. To match these components with the accuracy required of 0.1%, a capacitor array composed of six poly-poly capacitor unit cells of 300 fF each has been drawn using a common-centroid layout. Dummy switches have been added in order to counterbalance the parasitic capacitors introduced by the reset switches.
B. The Operational Amplifier
As represented in Fig. 7 , the operational amplifier is based on a fully differential architecture with rail-to-rail inputs and outputs [11] - [15] . It includes a resistive Common Mode FeedBack circuit (CMFB) to control the common mode output voltage.
The main characteristics of the open loop amplifier are reported in Table I .
This table shows that despite a large gain-bandwidth product of 50 MHz, the consumption is limited to 1.9 mW with a 5 V power supply.
The design of the differential amplifier must guarantee a stable behaviour of the gain-2 feedback amplifier over process parameters fluctuations. Both differential output signal and common mode output signal must be stable with a total load capacitance evaluated to 1 pF. For this purpose, a pole-zero compensation network is connected at the differential output. Then, stability simulations give a phase margin that is higher than 66 degrees for both differential and common mode signals. Statistical simulations with process parameters fluctuations give standard deviation of 3 degrees and 5 degrees respectively for differential and common mode phase margins.
C. The Comparator
As represented in Fig. 8 , the comparator consists in a latched comparator [16] followed by a dynamic memory. This architecture is fully differential with two differential inputs: one for the differential signal from the previous stage and one for the differential reference signal. However, for simplicity, only one differential input is represented in Fig. 8 . The very high impedance of the load represented by the latch gives the very high sensitivity of this comparator. The high gain is reached when the switch Sw of the latch is open, leading the latch output to switch into a logical state corresponding to the sign of the differential input voltage namely . During the half period of the clock where the switch Sw is closed, the transistors NMOS and are switched off by the decrease in their gate-source voltage to a negative value. Current no longer flows through transistors and . Gates of transistors to are then floating and the outputs OUT1 and OUT2 of the corresponding amplifiers remain stable.
The intrinsic sensitivity of this comparator is so high that the sensitivity is finally dominated by the input comparator noise.
The characteristics of the comparator are summarized in Table II. V. MEASUREMENT RESULTS A 10-bit ADC prototype has been made using the Austriamicrosystems 0.35 m 2-poly 4-metal CMOS process. The digital correction block has been synthesized using the logic standard Measurements give the offset and gain errors respectively of 0.5% and 0.8% of the full scale. The root mean square value of the noise is lower than 0.5 LSB.
The static linearity curves of the 1.5-bit/stage ADC are given in Figs. 9 and 10 .
The Differential Non-Linearity (DNL) is displayed in Fig. 9 . This error is defined as the difference between an actual step width and the ideal value of one LSB. The DNL measured is within a LSB range. The Integral Non-Linearity curve plotted in Fig. 10 never exceeds LSB over the 2 V dynamic range. The code occurrence histogram at the code value of 512 is given in Fig. 11 . All the codes delivered are included into LSB, with about 90% of them at the center value.
The power dissipation of the chip is 35 mW. With a time of 250 ns to convert one analog signal and considering the maximum number of events stored per channel to be 5, the power consumption integrated during the ILC duty cycle of 1% is evaluated to 0.22 W/channel. Assuming that the ON-setting time and the pipeline latency of the conversion are neglected when the ADC is shared by tens of channels, the integrated power dissipation of the ADC is then limited to 1% of the total power available for the very front-end electronics of the electromagnetic calorimeter.
VI. CONCLUSION
An application-specific ADC has been designed and tested. Its performance in terms of resolution (10 bits), sampling rate (4 MSamples/s) and power consumption (35 mW) confirms that the pipeline 1.5-bit/stage architecture fulfils the requirements of the VFE electronics of the electromagnetic calorimeter at ILC. Compared to higher performance architecture, this one requires only a single differential clock and the digital correction block is limited to a small combinatorial logic function. No auto-calibration sequence is needed and the idle period introduced by the ILC beam structure can be used to reset the sampling capacitors. Implemented in the VFE chip, this ADC will convert directly the signal stored in the analog memory directly, without the additional S&H stage. The differential structure adopted protects the ADC from common mode noise induced by the digital part of the VFE electronics.
Both efficient comparator and amplifier are mandatory to achieve such a performance, as well as the drastic constraint on power consumption. These building blocks have been optimized to fulfil the offset, sensitivity, speed and stability requirements. The simplicity of their diagrams is relevant to improve integration and reliability.
Bearing in mind that the power consumption is a key point, the next step will consist in a transfer of the VFE electronics, including the ADC, in a design with 3 V supply.
